Optimality Study of Existing Quantum Computing Layout Synthesis Tools by Tan, Bochen & Cong, Jason
c© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in
any current or future media, including reprinting/republishing this material for advertising or promotional purposes,
creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of
this work in other works.
OPTIMALITY STUDY OF EXISTING QUANTUM COMPUTING
LAYOUT SYNTHESIS TOOLS
Bochen Tan
CS, UCLA
bctan@cs.ucla.edu
Jason Cong
CS, UCLA
July 14, 2020
ABSTRACT
Layout synthesis, an important step in quantum computing, processes quantum circuits to satisfy device
layout constraints. In this paper, we construct QUEKO benchmarks for this problem, which have known
optimal depths and gate counts. We use QUEKO to evaluate the optimality of current layout synthesis
tools, including Cirq from Google, Qiskit from IBM, t|ket〉 from Cambridge Quantum Computing, and
recent academic work. To our surprise, despite over a decade of research and development by academia and
industry on compilation and synthesis for quantum circuits, we are still able to demonstrate large optimality
gaps: 1.5-12x on average on a smaller device and 5-45x on average on a larger device. This suggests
substantial room for improvement of the efficiency of quantum computer by better layout synthesis tools.
Finally, we also prove the NP-completeness of the layout synthesis problem for quantum computing. We
have made the QUEKO benchmarks open-source.
1 Introduction
Recently, a quantum processor “Sycamore” from Google was shown to have a clear advantage over classical super-
computers on a problem named sampling random quantum circuit [1]. It is widely expected that in the near future,
quantum computing (QC) will outperform its classical counterpart solving more and more problems. Achieving this
computational advantage, however, requires executing larger and larger quantum circuits.
A quantum circuit consists of quantum gates acting on qubits. It was shown that only gates acting on one or two qubits
are required for universal quantum computing [2]. After a quantum circuit is designed, it needs to be mapped to a QC
device. However, qubit connections required by two-qubit gates are often greatly constrained by QC device layouts.
QC layout synthesis resolves this issue by producing an initial mapping from the qubits in the circuit to the physical
qubits on the QC device, adjusting the mapping to legalize two-qubit gates by inserting some new gates, and scheduling
all the gates. The resulting circuit preserves the original functionality and is executable on the QC device.
Quantum circuits in earlier experiments used to be only dozens of gates on small devices, e.g., those with 5 or fewer
qubits. In those cases, layout synthesis was usually realized by exhaustive enumeration. However, the task is increasingly
intractable as the circuits get deeper and wider. Nowadays, a cutting-edge QC experiment requires the execution of a
circuit of 53 qubits, 1113 single-qubit gates, and 430 two-qubit gates [1]. For a general circuit of this size, the number
of possible initial mappings is 53!, and the subsequent scheduling and legalization steps have large solution space as
well. Clearly, design automation is necessary. In addition, the size of the circuits that QC hardware is able to execute
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has been scaling exponentially in the past few years [3]. The fast increase of hardware capacity presents an even bigger
challenge to layout synthesis.
Several layout synthesis tools are available and there are also benchmarks that help us to compare them. However,
it is currently unknown how far these tools are away from the optimal solutions. In this paper, we present QUEKO
benchmarks (quantum mapping examples with known optimal) which are quantum circuits with known optimal depth
for the given QC device. Then, we evaluate four existing QC layout synthesis tools with QUEKO, namely t|ket〉1,
greedy router included in Cirq2, DenseLayout plus StochasticSwap included in Qiskit3, and the recent academic
work by Zulehner et al. [4]. To our surprise, rather large optimality gaps are discovered even for feasible-depth circuits:
1.5-12x on average on a smaller device and 5-45x on average on a larger device.
This result is somewhat surprising as, in comparison, the result of the VLSI circuit placement optimality study conducted
more than 15 years ago using the PEKO benchmarks [5] revealed that the optimality gaps of the leading academic and
industrial placers were 1.43-2.12X on average for circuits with over two million placable objects, while the quantum
circuits used in this study have only up to 54 qubits and about 35 thousand quantum gates, yet shown a much large
optimality gap.
The optimality gaps revealed in this study have a strong implication. If we can consistently halve the circuit depth
by better layout synthesis, we effectively double the decoherence time of a QC device, which is equivalent to a large
advancement in experimental physics and electrical engineering. Therefore, the gaps call for more research investments
into QC layout synthesis. To draw a parallel, the VLSI placement optimality study using the PEKO benchmarks [5]
spurred further research investment in circuit placement, resulting in wirelength reduction equivalent to two or more
generations of Moore’s Law scaling, but in a more cost-efficient way [6].
The rest of this paper is organized as follows: Sec. 2 reviews relevant background of QC, Sec. 3 formulates the QC
layout synthesis problem; Sec. 4 reviews related work; Sec. 5 provides the construction of QUEKO benchmarks; Sec. 6
evaluates aforementioned tools with QUEKO; Sec. 7 proves the NP-completeness of QC layout synthesis; Sec. 8 gives
conclusion.
2 Background
2.1 Qubits
A qubit is in a quantum state |ψ〉 represented by a vector in two-dimensional Hilbert space with L2-norm equals 1
|ψ〉 =
(
α
β
)
= α
(
1
0
)
+ β
(
0
1
)
= α|0〉+ β|1〉, (1)
where the two basis vectors are |0〉 and |1〉. A quantum state of multiple qubits lies in the tensor product of individual
Hilbert spaces. For instance, a general two-qubit state |φ〉 is
|φ〉 = α|0〉|0〉+ β|0〉|1〉+ γ|1〉|0〉+ λ|1〉|1〉 = (α β γ λ)T , (2)
where we omit the tensor product notation ⊗ between |·〉s for convenience. A joint state of two individual qubits
|ψ1〉 ⊗ |ψ0〉 is
|ψ1〉|ψ0〉 =
(
α
β
)
⊗
(
α′
β′
)
= (αα′ αβ′ βα′ ββ′)T . (3)
2.2 Quantum Gates
A quantum gate transforms an input state to an output state. For example, some common single-qubit gates are X , H ,
and T . † means transpose complex conjugate.
X|ψ〉 =
(
0 1
1 0
)(
α
β
)
=
(
β
α
)
, H =
√
2
2
(
1 1
1 −1
)
, T =
(
1 0
0 eipi/4
)
, T † =
(
1 0
0 e−ipi/4
)
. (4)
Two common two-qubit gates are CZ and CX (also named CNOT ).
CZ =
1 0 0 00 1 0 00 0 1 0
0 0 0 −1
 , CX =
1 0 0 00 1 0 00 0 0 1
0 0 1 0
 . (5)
1https://github.com/CQCL/pytket
2https://github.com/quantumlib/Cirq
3https://Qiskit.org/
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NAND gates are sufficient for universal classical computing. For universal quantum computing, there are multiple
complete gate sets. Table 1 lists three such sets chosen by QC frameworks Cirq2, Qiskit3, and pyQuil4. Other gates
may be input to these frameworks, but would be translated into a combination of these native gates. The exact matrix
representations of these gates are not specified here because they are irrelevant to the purpose of this paper.
Table 1: Complete quantum gate set examples
Framework Single-qubit gate Two-qubit gate
Cirq (Google) Z(λ), phased X power CZ
Qiskit (IBM) U1(λ), U2(φ, λ), U3(θ, φ, λ) CX
pyQuil (Rigetti) RZ(λ), RX(kpi/2) CZ
Another important gate is CCX , or Toffoli, gate which is universal for reversible logic and thus essential for QC logic
synthesis [7]. It is a quantum gate on three qubits and can be decomposed into a set of single-qubit and two-qubit gates
as shown in the following subsection.
CCX =

1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0
0 0 0 1 0 0 0 0
0 0 0 0 1 0 0 0
0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 1
0 0 0 0 0 0 1 0

(6)
An important property between two gates is whether they commute. If the result of first applying gate 0 followed by
gate 1 is the same with the result of the other way around, we say these two gates commute. If two gates act on totally
different qubits, they always commute. For gates acting on a same qubit, it is nontrivial to judge in general. T and CZ
commute because they are both diagonal matrices; but X and H do not commute, since XH 6= HX .
For more background knowledge, the reader can refer to a comprehensive textbook on quantum computing and quantum
information [2], or a concise textbook on quantum computing [8] with more computer science flavor.
2.3 Quantum Circuit
In QC, a circuit or program is usually input as a piece of QASM code [9], e.g., Fig. 1a. The code is rather simple to
read, merely specifying each gate sequentially like instructions in traditional assembly language. We thus define a
quantum circuit to be a list of quantum gates g1g2...gM .
It is important to note that the qubits in a quantum circuit are logical qubits denoted as q1, ..., qN . We do not use “logical”
to indicate error correction in this paper. Additionally, we denote qubit count by N , gate count by M , single-qubit gate
count by M1, and two-qubit gate count by M2. For instance, in Fig. 1, N = 3, M = 15, M1 = 9, M2 = 6.
We use the notation of gate like a set of qubits. We say the cardinality |g| = 1 if g is a single-qubit gate and |g| = 2
if g is a two-qubit gate. g ∪ g′ denotes the set of qubits involved in g or g′. g ∩ g′ denotes the set of qubits involved
in g and g′. For instance, in Fig. 1, q1, q2 ∈ g2, q0 ∈ g13, |g4| = |g6| = 2, |g7| = |g9| = 1, g1 ∩ g2 = {q2}, and
g8 ∪ g9 = {q0, q1, q2}.
A 1D circuit diagram can also represent the circuit, e.g., Fig. 1b. In such a diagram, each wire stands for a logical qubit.
We draw the control qubit of CX gate as • and the target qubit as ⊕. The 1D diagram provides some implicit timing
information, i.e., the gates on the same horizontal wire are executed from left to right. However, vertical alignment
has no indication on timing, e.g., g8 and g9 can be executed simultaneously, but we separate them by some horizontal
distance purely to avoid overlapping in the diagram.
2.4 Quantum Computing Device Representation
We represent the layout of a QC device with a device graph G = (P,E) where each node p stands for a physical qubit
and each edge e stands for a connection that enables two-qubit entangling gates, i.e., we can only perform such gates
4https://github.com/rigetti/pyquil
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OPENQASM 2.0;
include "qelib1.inc";
qreg q[3]; // Initiate 3 logical qubits
h q[2]; //g1
cx q[1], q[2]; //g2
tdg q[2]; //g3
cx q[0], q[2]; //g4
t q[2]; //g5
cx q[1], q[2]; //g6
tdg q[2]; //g7
cx q[0], q[2]; //g8
t q[1]; //g9
t q[2]; //g10
cx q[0], q[1]; //g11
h q[2]; //g12
t q[0]; //g13
tdg q[1]; //g14
cx q[0], q[1]; //g15
(a) QASM code of Toffoli circuit
g4 g8 g11 g13 g15
q0 • • • T •
g2 g6 g9 g14
q1 • • T T †
g1 g3 g5 g7 g10 g12
q2 H T † T T † T H
(b) 1D diagram of Toffoli circuit
q0
q1
q2
g2, g6
g11, g15
g4, g7
(c) Two-qubit gate set of Toffoli circuit
Figure 1: Toffoli circuit (Single-qubit gates are colored gray. Identical two-qubit gates applied at different times have
the same color, e.g., g2 and g6 are orange because they are both CX(q1, q2) but at different times.)
on two physical qubits that are connected. This graph is also named as coupling graph or qubit connectivity. Device
graphs used in this paper are shown in Fig. 2.
In the coupling graphs, we assume the edges are bi-directional. We made this decision based on the following reasons.
First, if the two-qubit gate in the gate library is symmetric, like CZ gate used by Google and Rigetti as shown in Table 1,
then it does not make sense to have directed connections. Second, even for asymmetric gates like CX , most of the IBM
quantum computers5 now support both directions for every edge. Third, as we shall see in Sec. 5, our construction of
QUEKO benchmarks works for directed graphs as well. So, the assumption of bi-directionality does not change the
conclusion of this study.
3 Problem Formulation
Layout synthesis is divided into two sub-tasks: initial placement that produces an initial mapping from logical qubits to
physical qubits, and gate scheduling that decides when and where to execute each input gate and insert SWAP gates to
make two-qubit gates legal on the device graph. However, a SWAP gate may increase the depth, and definitely increase
the gate count and the error rate. In the whole QC compilation/mapping workflow, there are usually circuit optimization
5https://quantum-computing.ibm.com/
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p4 p2
p3 p1 p0
(a) IBM’s Ourense device graph
(b) Rigetti’s Aspen-4 device graph
(c) IBM’s Tokyo device graph
(d) IBM’s Rochester device graph (e) Google’s Sycamore device graph
Figure 2: QC device examples
stages before or after layout synthesis. During the optimization stages, gate reduction and commutation are performed,
e.g., [10]. We assume that these optimizations are already applied prior to layout synthesis, so that every input gate
should be executed and the relative order of input gates should not change in the layout synthesis process.
p4 p2
p3 p1 p0
physical qubits
q0
q1
q2
logical qubits
(a) Initial placement for Toffoli circuit
g˜4 g˜8 g˜14 g˜16 g˜18
q0 p0 • • p0 • T •
g˜2 g˜6 g˜9 g˜11 g˜12 g˜13 g˜17
q1 p3 • • T • • p1 T †
g˜1 g˜3 g˜5 g˜7 g˜10 g˜15
q2 p1 H T † T T † T • p3 H
t 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
(b) Scheduled Toffoli circuit
Figure 3: Quantum computing layout synthesis for Toffoli circuit on IBM’s Ourense device
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3.1 Initial Placement
During initial placement, we need to find a mapping from logical qubits in the quantum circuit to physical qubits on the
device µ0 : Q→ P that benefits subsequent gate scheduling. If the two-qubit gate set, consisting of all the two-qubit
gates, can be embedded in the device graph during initial placement (e.g., Fig. 1c can be embedded in Fig. 2c), gate
scheduling does not necessarily need to insert any gates. However, the case is not so ideal in general. For example, if
we want to map the Toffoli circuit as shown in Fig. 1b onto device Ourense as shown in Fig. 2a, there must be some
additional gates, since the device graph does not contain any triangles, but the two-qubit gates in Fig. 1c forms a triangle.
A valid initial placement in this case is given in Fig. 3a where µ0(q0) = p0, µ0(q1) = p3, and µ0(q2) = p1.
3.2 Gate Scheduling
Given a quantum circuit g1...gM , e.g., Fig. 1b, gate scheduling produces the spacetime coordinates (tj , xj) for each
gate. The coordinates specify when and where the gates are applied. We say that a gate is scheduled to cycle t if its time
coordinate is t. For a single-qubit gate, the space coordinate is a physical qubit, i.e., xj ∈ P ; for a two-qubit gate, it
is an edge in the device graph, i.e., xj ∈ E. SWAP gates may need to be inserted during gate scheduling to ensure
that all two-qubit gates are executable. The input gate plus the inserted SWAP gates constitute the scheduled gate list
g˜1, ..., g˜M˜ . Since only SWAP gates are inserted and all the input gates are contained in the scheduled gate list, the
functionality of input circuit remains unchanged after the layout synthesis process. Additionally, gate scheduling must
respect dependencies in the quantum circuit. If gate g acts on qubit q, then g can only be executed after all prior gates,
which act on qubit q, are executed.
A valid but not necessarily optimal gate scheduling example is given in Fig. 3b. The time coordinates for all the gates
are displayed at the bottom, e.g., t1 = 1 and t15 = 13. The space coordinates can be inferred from the mapping,
e.g. x1 = p1, x2 = (p3, p1), x14 = (p0, p1), and x15 = p3. There is an injective map from the original gates to the
scheduled gates: f(i) = i for i = 1 to 10 and f(i) = i+ 3 for i = 11 to 15 such that gi = g˜f(i) for i = 1 to 15. The
three CX gates in the dashed box g˜11, g˜12, and g˜13 constitute a SWAP gate. The adjusted mapping is shown after the
them. The SWAP gate is inserted so that g˜14 and g˜18 are on connected qubits p0 and p1, thus executable.
3.3 Formal Definition of (Depth-Optimal) Layout Synthesis Problem in Quantum Computing
Input A device graph G = (P,E) and a list of quantum gates g1...gM acting on logical qubit set Q. All the input gates
are in the gate set of the device, e.g., a set from Table 1. Logical qubits are less or equal than physical qubits, i.e.,
|Q| ≤ |P |.
Output An initial mapping µ0 : Q → P , and a scheduled quantum circuit consists of a new list of gates g˜1...g˜M˜ ,
including SWAP gates, where each gate has a spacetime coordinate (tj , xj). We use tilde to denote that a gate is
scheduled from here on.
Constraints
• Feasible two-qubit gates: all the two-qubit gates in the scheduled circuit must be on two qubits connected in
the device graph. Formally, for j = 1 to M˜ , if |g˜j | = 2, then xj ∈ E.
• Executing all gates: all input gates should be executed. Formally, there is an injective map f : {1, ...,M} →
{1, ..., M˜} such that gi = g˜f(i) for i = 1 to M .
• Respecting dependencies: for i, i′ = 1 to M , if i < i′ and gi ∩ gi′ 6= ∅ then tf(i) < tf(i′).
Objective Minimizing circuit depth T , which is the maximal time coordinate of all the scheduled gates, i.e., T ≡
maxj=1,...,M˜ tj .
In this paper, we use depth as the default objective but other objectives can be used as well, e.g., the number of additional
gates M˜ −M , or the fidelity of the scheduled circuit. The output and the constraints of the problem are independent of
the objective. However, with other objectives like fidelity, more input information may be required.
4 Related Work
In the most general sense, the task of QC layout synthesis is generating a quantum circuit that satisfies QC device
constraints and fulfills the functionality of the input circuit. Related works on this problem include [4, 11–36].
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These works may have some variations on the problem in mind. [11, 13–17, 26, 34] focus on multidimensional array
device graphs (linear array for 1D, grid for 2D, and so on). [30] focuses specifically on SU(4) circuits and includes
post-synthesis optimization. [36] focuses on adjusting the mapping after synthesis to improve fidelity.
As pointed out in Sec. 2.2, it is nontrivial to judge if two quantum gates commute. If two gates do not commute, changing
their relative order would result in a functionally different circuit. Therefore, in general, performing commutations are
seen to be part of logic synthesis for quantum computing, which happens before layout synthesis, the main topic of
this paper. Thus, to better isolate layout synthesis, we stated in Sec. 3 that, as an assumption, all commutation-based
optimization have been performed beforehand. This assumption is also respected in all of the evaluations afterwards
and all the other related works listed above except [21, 27–29]. [21] considers a few basic commutation rules, but the
solutions it compares to do not use dependencies to encode the relative orders between the gates. Thus, it is unclear
whether the gain of [21] is because of commutations, or encoding with dependencies. [27–29] consider the layout
synthesis of QAOA circuits. All the two-qubit gates used in QAOA circuits [37] are ZZ-phase gates that commute with
each other, which means the relative order of two ZZ-phase gates can be changed even if they act on a same qubit.
However, these gates rarely appear in other existing quantum circuits, so we decide to treat QAOA circuits as a special
case instead of jeopardizing our efforts in isolating layout synthesis.
Existing works on quantum layout synthesis can be characterized by based on optimization metrics used. The metric
can be the additional “cost”, which is usually proportional to the number of additional gates [4, 12–24, 26, 30]; or circuit
depth like this paper, since the qubits can only function well within the decoherence time [11, 25, 27–29]; or circuit
fidelity, since nowadays a common practice is executing a circuit multiple times and analysing the statistics of the
results [32, 34–36]; or a mix of the above [31, 33].
Detailed discussions of the complexity of QC layout synthesis can be found in Sec. 7. These discussions indicate that
large scale instances cannot be solved both exactly and efficiently. From the perspective of solution techniques, the
current works can be divided into two categories. The first group focuses on deriving the exact solution for moderate-
sized instances with the help of solvers [15, 18, 22, 25–29, 34, 35]. [18, 26] use a PBO (pseudo Boolean optimizer) to
decide a set of SWAP gates that legalizes all the two-qubit gates, but they do not explicitly schedule the gates. The same
goes for [15, 22], which use a MIP (mixed integer programming) solver and a SMT (satisfiability modulo theories)
solver correspondingly. [27–29] use a temporal planner to schedule specifically QAOA circuits. The closest previous
works concerning this paper are [25, 34, 35]. However, [34, 35] use a SMT solver to maximize fidelity. [25] splits
circuits into “levels” and inserts gates to transform the mapping between the levels. This model of quantum circuit may
not yield an optimal solution. Under this imperfect “levels” model, [25] aims to derive a depth-optimal solution with
integer linear programming.
The second group of related works use heuristic search techniques [4, 11–14, 16, 17, 19–21, 23, 24, 30–33]. We only
discuss the works targeting general device layouts below [4, 12, 19–21, 23, 24, 30–33]. The general approach is splitting
the circuit into small sub-circuits for which the layout synthesis can be done efficiently, and then searching for the
mapping transformation between these sub-circuits. A sub-circuit can be a “level” or “layer” mentioned in the last
paragraph [4,20,23,24,31–33], a set of several levels [12], several levels but for a few specific qubits [30], or individual
gates [19, 21]. In order to find the mapping transformation, [19] inserts SWAP gates to move the two qubits that
required by the next two-qubit gate in the shortest path; [21, 24, 31] also consider distances between qubits of further
two-qubit gates; [32] additionally considers fidelity in the qubit movements; [4, 30] use the sum-of-distances plus the
number of SWAP gates as the cost function in A* search; [33] uses bidirectional search; [20] uses a 4-approximation
algorithm; [23] exploits some existing approximate solution of token swapping; [12] recursively considers SWAP gates
as cuts in the device graph.
The complexity also brings difficulty to the evaluation of these solutions. Currently, the benchmarks usually are quantum
circuit libraries of some realistic functions, e.g., [10] and RevLib [38], or certain random circuits, which are thought to
be the worst-case scenario, e.g., SU(4) circuits [30]. So far, researchers can only compare against each other, but do not
know how far they are from the optimum. This paper aims to fill in this gap.
The QC layout synthesis problem is still quite new to compiler and design automation communities, so the name of the
problem varies. It can be placement [12,15], routing [24], compiling quantum circuits [21,27–30,34,35], quantum circuit
transformation [20], mapping circuits to QC architectures [4, 18, 22, 25, 26, 31, 33], conversion [13] or optimization [14]
of circuits in QC architecture, realization of quantum circuits [16, 17], or qubit allocation [19, 23, 32, 36].
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5 QUEKO Benchmarks
This work is inspired by PEKO [5], placement examples with known optimal. Placement is a crucial step in classical
integrated circuit design, where modules are placed on a chip with objective of minimizing total wirelength. Although
this problem is NP-hard, the PEKO algorithm is able to generate benchmarks with know optimal solutions.
Similarly, for a generic input quantum circuit and a generic device graph, finding the scheduled circuit with optimal
depth is NP-complete, which will be proved in Sec. 7. However, it is feasible to construct some benchmarks with known
optimal solution. Given a target device graph G and a target depth T , we can construct an depth-optimal circuit. Then,
by re-labelling the qubits, we derive a QUEKO benchmark.
Additionally, QUEKO can be customized for a given feature: gate density vector (d1, d2). The two components
intuitively stand for the densities of single-qubit gates and two-qubit gates in the whole circuit. Suppose a circuit has n
logical qubits, M1 single-qubit gates, M2 two-qubit gates, and a longest dependency chain of l, then d1 =M1/(n · l)
and d2 = 2M2/(n · l). For example, in Fig. 1b, n = 3, l = 11, M1 = 9, and M2 = 6, so d1 ≈ 0.27 and
d2 ≈ 0.36. Likewise, we can extract (d1, d2) from other existing circuits with known functionalities, so that the
QUEKO benchmarks imitate some real-world circuits and, at the same time, have known optimal depths.
The construction of QUEKO, as shown in Algorithm 1, starts with checking the validity of input data by calculating
the number of single-qubit and two-qubit gates M1 and M2. If M1 +M2 < T , then there would be too few gates to
generate a circuit with depth T ; if M1 + 2M2 > N · T , then there would be too many gates for the given depth and
device graph. We define the matching bound u of a graph G to be the minimal size of maximal matchings of G. This
means we can find at least u edges in G that pair-wisely share no vertices. If M2 > u · T , then there could be too many
two-qubit gates for the given depth and device graph. In short, if M1 +M2 < T , M1 + 2M2 > N · T , or M2 > u · T ,
we return an error to reject the input data. Otherwise, we proceed to three phases: backbone construction, sprinkling,
and scrambling.
5.1 Backbone Construction Phase
This phase “grows” a sequence of T gates, each depending on the previous one, constituting a dependency chain
of length T . This chain serves as the “backbone” of the circuit. For example, we start from the device graph as
Fig. 4a (which is just Fig. 2a rotated), and pick three executable gates g˜1, g˜2, and g˜3 whose spacetime coordinates are
(1, (p0, p1)), (2, p1), (3, (p1, p2)). They constitute a dependency chain of length T = 3, since all of them act on p1.
This is shown in Fig. 4b, where gates at different cycles are put on different “slices” from left to right. The “backbone”
is colored green. Note that if the given graph is directed, then we make sure that the direction of the two-qubit gate we
choose is consistent with the direction of the corresponding edge. Thus, our construction also works for directed device
graphs.
To be more rigorous, we first choose a random node or edge of G as x1. In every iteration afterwards, we randomly
choose xk that overlaps with xk−1. Thus, xk ∩xk−1 6= ∅, which enforces tk > tk−1 = k− 1 by dependency constraint.
On the other hand, since g˜k is executable, it can at most take a single cycle, i.e., the optimal tk = tk−1 + 1 = k. Gate
sequence g˜1, g˜2, ..., g˜T constitutes a dependency chain of length T . Because of this “backbone”, the final depth of the
scheduled circuit cannot be lower than T . Note that we do not need to use any SWAP gates for backbone construction.
5.2 Sprinkling Phase
The backbone construction phase uses T gates in total, we then randomly “sprinkle” the rest M1 +M2 − T gates, e.g.,
g˜4, g˜5, g˜6, g˜7 shown in Fig. 4c. We randomly select spacetime coordinates (ti, xi), (1 ≤ ti ≤ T ) that does not overlap
with any existing gates with time coordinate ti. Since all the time coordinates of gates sprinkled are less or equal to T ,
the backbone is not lengthened in this phase. After sprinkling, a circuit with gates g˜1...g˜M1+M2 is created. Its gates are
all executable; its depth is T ; its gate density vector approximates (d1, d2). (There could be minor rounding errors in
the ceiling function.)
It is worthy of noting that though only one longest dependency chain is explicitly generated in the backbone construction
phase, the sprinkling phase may implicitly generate more. For example, g˜4 depends on g˜7; if we “sprinkles” a gate on
p4 at cycle 3, then another dependency chain of length 3 would exist in the output circuit. The higher the gate densities,
the more likely that these implicit longest dependency chains are generated.
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Algorithm 1 QUEKO construction
Input: a device graph G = (P,E) with |P | = N and its matching bound u, a depth target T , and a gate density vector
(d1, d2)
Output: QUEKO benchmark g1g2...gM1+M2 , where M1 and M2 are the numbers of single-/two-qubit gates
1: M1 ← dd1 ·N · T e, M2 ← dd2 ·N · T/2e
2: if M1 +M2 < T or M1 + 2M2 > N · T or M2 > u · T then
3: return error: input data not admissible
4: end if
5: m1 ← 0, m2 ← 0 // how many single-qubit gates and two-qubit gates we have used
// Backbone construction phase
6: for i = 1 to T do
7: j ← rand({1, 2}) // randomly decide single-qubit or two-qubit gate
8: if j = 2 and m2 < M2 then
9: xi ← rand(E)
10: while i > 1 and xi ∩ xi−1 = ∅ do
11: xi ← rand(E)
12: end while
13: ti ← i, m2 ← m2 + 1
14: else
15: xi ← rand(P )
16: while i > 1 and xi ∩ xi−1 = ∅ do
17: xi ← rand(P )
18: end while
19: ti ← i, m1 ← m1 + 1
20: end if
21: end for
// Sprinkling phase
22: for i = T + 1 to M1 +M2 do
23: j ← rand({1, 2})
24: if j = 2 and m2 < M2 then
25: (ti, xi)← rand({1, 2, ..., T} × E)
26: while ∃l ∈ {1, ..., i} such that ti = tl and xi ∩ xl 6= ∅ do
27: (ti, xi)← rand({1, 2, ..., T} × E)
28: end while
29: m2 ← m2 + 1
30: else
31: (ti, xi)← rand({1, 2, ..., T} × P )
32: while ∃l ∈ {1, ..., i} such that ti = tl and xi ∩ xl 6= ∅ do
33: (ti, xi)← rand({1, 2, ..., T} × P )
34: end while
35: m1 ← m1 + 1
36: end if
37: end for
// Scrambling phase
38: τ ← a random mapping from P to Q
39: for i = 1 to M1 +M2 do
40: if xi = (p, p′) ∈ E then
41: gi ← two-qubit gate(τ(xi.p), τ(xi.p′))
42: else
43: gi ← single-qubit gate(τ(xi))
44: end if
45: end for
// Output
46: sort gi according to ti, i = 1 to M1 +M2
47: return g1g2...gM1+M2
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(d) Scrambling phase
q0 • X
q1
q2 X •
q3 • X
q4 X
(e) Output circuit 1D diagram
OPENQASM 2.0;
include "qelib1.inc";
qreg q[5];
cx q[0], q[2]; //g1(g˜1)
cx q[3], q[1]; //g2(g˜7)
x q[2]; //g3(g˜2)
x q[3]; //g4(g˜4)
x q[4]; //g5(g˜6)
cx q[2], q[4]; //g6(g˜3)
x q[0]; //g7(g˜5)
(f) Output QASM code (Inside the
parentheses are the corresponding
gates before the scrambling phase.)
Figure 4: QUEKO construction visualization
5.3 Scrambling Phase
As shown in Fig. 4d, we generate a random mapping τ from physical qubits to logical qubits and apply τ to the space
coordinates of g˜1g˜2...g˜M1+M2 . For instance, x1 = (p0, p1), so the resulting gate g1 is a two-qubit gate on logical qubits
τ(p0) = q0 and τ(p1) = q2; x7 = (p3, p4), so g7 is a two-qubit gate on τ(p3) = q1 and τ(p4) = q3; g6 is a single-qubit
gate on τ(p2) = q4... The specific types of single-qubit gates and two-qubit gates are not important, since QUEKO is
only for layout synthesis, not for circuit optimization. We use X as the single-qubit gate and CX as the two-qubit gate.
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5.4 Output
Sort the gates g1g2...gM1+M2 according to the time coordinates to transfer the timing information originally in these
time coordinates to the relative order inside the output gate list. The result is a QUEKO benchmark, as shown in Fig. 4e
and Fig. 4f.
As we have proven, the depth of the output circuit is at least T because of the backbone. A QC layout synthesis tool can
meet the optimum by finding the initial mapping that is the inverse of the scrambling mapping τ . Therefore, QUEKO
circuits have known optimal depth T .
Note that QUEKO circuits also have known optimal gate count M1 +M2. Since we assume that, in layout synthesis,
all the input gates need to be executed, the result produced by the tools has at least as many gates as the QUEKO circuit.
The optimal gate count is also met with the optimal initial mapping τ−1, since no SWAP gates are needed in this case.
6 Experiment
6.1 Experimental Setup
To evaluate QC layout synthesis tools with QUEKO, device graphs, depths and sizes, and gate density vectors are
required. We specify the choice of these parameters and the choice of tools to evaluate in this subsection. Because of
the randomness in our construction, we generate ten QUEKO benchmarks for each triplet of the parameters. These
benchmarks are made open-source6 under the BSD license. For evaluation, we fed each one of these benchmarks to
four layout synthesis tools, as shown in Fig. 5. All the experiments were run on a Ubuntu 16.04 server, which has two
Intel Xeon E5-2699v3 as CPUs and 128GB main memory.7
6.1.1 Device Graph
We used representative devices from three different QC hardware providers. Sycamore from Google [1], Tokyo and
Rochester from IBM8, and Aspen-4 from Rigetti9. The graphs of these devices are shown in Fig. 2. Sycamore has 54
qubits, of which 53 are active; Rochester also has 53 qubits. Both of them are state-of-the-art devices, but Sycamore
has richer connectivity. Aspen-4 has 16 qubits, and Tokyo has 20 qubits. They are both highly competitive devices, but
Tokyo has greater connectivity.
Also, we have only listed superconducting devices because they are by far the most advanced QC devices. This does
not mean that QUEKO cannot generalize to other technologies such as quantum dot10 because our approach is valid as
long as the basic quantum gates of this technology are single-qubit and two-qubit gates.
6.1.2 Depth and Size
We constructed two sets of benchmarks with different depth ranges. The corresponding size of these benchmarks can be
deduced from the depth and the gate density vector, as shown in Algorithm 1. The first set has depths from 5 to 45,
which is the near-term feasible benchmarks (BNTF). In fact, one of the largest quantum circuits executed nowadays has
depths 41 [1], which is about the same with the upper bound of BNTF. We intended to find out the layout synthesis
performance within the current execution capacity. The sizes of BNTF benchmarks range from 1136 to 34506 quantum
gates. The second set of benchmarks, denoted as BSS has depth from 100 to 900 which are benchmarks for scaling
study. BSS represents the performance of these tools when the decoherence time of QC device improves in the future.
The sizes of BSS benchmarks range from 37 to 1727 quantum gates.
6.1.3 Gate Density Vector
We picked two special gate density vectors in the experiment: (0.51, 0.4) based on the quantum circuits used in Google’s
quantum supremacy experiment [1], denoted “QSE” below, and (0.27, 0.36) based on the Toffoli circuit, denoted “TFL”
6https://github.com/UCLA-VAST/QUEKO-benchmark
7We did not compare the runtime of these four tools, as some of them are implemented in Python and others in C. The inherent
efficiency difference of programming languages renders a direct runtime comparison unfair. More fundamentally, since we use a
noiseless model of quantum computers in this paper, layout synthesis would be required only once, so performance rather than
runtime is the major concern. For other studies on mitigating changing noise properties of quantum devices, the runtime would be
more important.
8https://quantum-computing.ibm.com/
9https://www.rigetti.com/qpu
10https://sqc.com.au
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below. It is beneficial to study QSE, since it is the only circuit so far with which experimental QC has shown a clear
advantage. We chose the TFL because existing QC logic synthesis algorithms are based largely on reversible logic
synthesis, which uses TFL as a fundamental element [7]. Some BNTF have TFL density and others have QSE density.
All BSS have QSE density. We also swept through possible gate density vectors and generated benchmarks for impact of
gate density (BIGD).
6.1.4 Layout Synthesis Tools
Circuits in qasm files and device graphsInput
Initial
Placement
Gate 
Scheduling
Greedy 
Router
Dense
Layout
Stochastic
Swap
Graph
Placement
Route
Decompose to CX gates
Cirq Qiskit tket
Count Depth
Output
ibm_qx_
mapping
Zulehner
et al.
Figure 5: Workflow of the experiments
Currently, Google, IBM, and Rigetti are considered front-runners of superconducting QC. Inside their QC frameworks
(Cirq, Qiskit, and pyQuil), there are tools for layout synthesis. Unfortunately, pyQuil does not provide options to
breakdown the whole compilation into optimization and layout synthesis, so pyQuil was excluded from the experiments.
We also included a recent academic work from Zulehner et al. [4], which is open-source.11
We used greedy router in Cirq version 0.6.0 as one of the layout synthesis tools, as shown in Fig. 5. So far, only
one router named greedy has been released, which contains an initial placement policy and a SWAP insertion policy
based on heuristic search. Note that greedy router does not transform the gates into gates that are implementable
on Google devices in Table 1, so the resulting circuit it produces contains the original input gates and SWAP gates it
inserts. For a fair comparison of depth, in all the experiments, we decompose SWAP gates inserted by the tools to three
CX gates, like in Fig. 3b.
Qiskit offers the most precise control over the so-called “transpiler”. The transpilation is divided into individual
passes, and users can define their own “pass manager” to make use of various transpiling modules that are offered.
For the layout synthesis problem, there are Layout modules generating initial mapping and Swap modules inserting
SWAP gates to the circuit to enable two-qubit gates. Among the various combinations, we chose DenseLayout and
StochasticSwap as shown in Fig. 5, which seemed to have the best overall performance. DenseLayout maps the
logical qubits to an area on the device graph with dense connections. StochasticSwap perturbs the distance matrix of
physical qubits and performs heuristic search for SWAP gates. The version of Qiskit in the experiments is 0.14.1.
Another highly competitive router, t|ket〉, comes from Cambridge Quantum Computing. Graph Placement uses
graph monomorphism to derive initial mapping. Route performs heuristic search for SWAP gates. We used t|ket〉
version 0.4.1 in the experiments.
Since all the tools evaluated use heuristics at some stages, sub-optimality is expected. Note that we only use default
setup on all the modules in all the tools. Changing setup parameters in some of these modules specifically for QUEKO
benchmarks may lead to better performance in the following experiments, but may lead to worse performance on other
circuits.
11https://github.com/iic-jku/ibm_qx_mapping
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6.2 Experimental Results
6.2.1 Performance on BNTF
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Figure 6: Performance of QC layout synthesis tools on BNTF (Lines are average.)
In Fig. 6, the horizontal axis is the optimal depth and the vertical axis is the depth ratio, which is the depth of layout
synthesis result divided by the optimal depth T . In the case of a smaller device (Aspen-4) and sparser circuits (TFL),
the optimality gap on average is about 12x for [4], 10x for Cirq, 5x for Qiskit and 1.5x for t|ket〉. In the case of a
larger device (Sycamore) and denser circuits (QSE), the optimality gap on average is about 11x to 14x for Qiskit. The
optimality gaps of Cirq and t|ket〉 grow with depth correspondingly from 35x to 50x and from 1x to 5x. Zulehner et al.
is not in the Fig. 6b, because for the larger device, it took so much memory that the operating system constantly killed it
before finishing. This also happens sometimes for the smaller device experiments, so there are less blue data points than
the other types of points in Fig. 6a.
6.2.2 Performance on BSS
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Figure 7: t|ket〉 and Qiskit performance on BSS (Lines are average.)
We studied further scaling of t|ket〉 and Qiskit on different devices as shown in Fig. 7. The optimality gaps on average
by t|ket〉 are about 5x to 7x for Rochester, 3x to 4x for Sycamore, 3x for Tokyo, and 2x for Aspen-4. Note that for a
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fixed depth and a fixed device, the optimality gaps by t|ket〉 varies rather widely. t|ket〉 managed to find the optimal
mappings for some QUEKO benchmarks. In general, as the depth increases, the depth ratio by Qiskit decreases at
first and then converges to a value. The reason for this phenomenon may be that as the circuit deepens, the influence
of initial placement gets smaller than the influence of SWAP insertion. For Qiskit, the optimality gaps on Rochester
decreased from 13x to 10x on average; on Sycamore, Tokyo and Aspen-4 are about 8x, 5x, and 4x on average. It can be
seen that larger devices (Rochester and Sycamore) bring about larger optimality gaps. If the number of physical qubits
are close, then richer connectivity (Sycamore versus Rochester) brings about smaller optimality gaps.
6.2.3 Performance on BIGD
d2
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0 1.23 1.59 1.99 2.16 2.8 2.61 2.09 1.91
0.1 1.18 1.55 1.85 1.78 2.73 1.92 2.08
0.2 1.24 1.67 1.68 2.27 2.25 2.42
0.3 1.53 1.85 2.43 2.66 2.34
0.4 1.61 2.0 2.4 2.73
d1 0.5 1.86 1.85 2.82
0.6 1.96 2.38
0.7 1.97
(a) t|ket〉 performance in depth ratio
d2
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.0 2.49 3.16 3.96 4.49 5.1 5.55 5.95 6.1
0.1 2.12 3.09 3.87 4.53 5.05 5.58 5.92
0.2 2.25 3.27 3.97 4.53 5.29 5.56
0.3 2.26 3.26 3.87 4.73 5.09
d1 0.4 2.23 3.25 3.98 4.72
0.5 2.18 3.37 4.05
0.6 2.14 3.13
0.7 2.18
(b) Qiskit performance in depth ratio
Figure 8: t|ket〉 and Qiskit performance on BIGD (Data are 10-time average.)
To better understand the impact of gate density on layout synthesis performance, we fixed the device to Tokyo and
the depth to 45, and swept through possible gate densities. The results are shown in Fig. 8. Fixing a column, the
single-qubit gate density increases as we go down, Qiskit seems to be rather insensitive to this change, which is sensible
since the single-qubit gates do not induce difficulty in layout synthesis. However, t|ket〉 is still sensitive to this change.
Both tools are more sensitive to the change in the horizontal direction than in the vertical direction. Since the challenge
to layout synthesis comes mainly, if not solely, from the two-qubit gates, this result is expected. The depth ratio of
t|ket〉 decreases when the two-qubit gate density is very high. This is because when the circuit is dense with two-qubit
gates, graph monomorphism algorithms can extract more information from the first few layers to narrow down better
initial mappings.
7 Complexity
Seeing the large optimality gap, it is natural for us to investigate the computational complexity of the depth-optimal
QC layout synthesis problem, which was unknown till this point. Several related results are shown, e.g., determining
the minimal number of SWAP gates to insert is NP-complete. [19] proves this theorem by reduction from subgraph
isomorphism problem. [12] proves the NP-completeness of depth-optimal initial placement where SWAP gates are not
allowed. The NP-completeness of depth-optimal QC layout synthesis for QAOA circuits is proven in [39] by reduction
from 3-SAT. In this section, we prove this for general quantum circuits by reduction from Hamiltonian cycle problem,
as Theorem 1 states.
Theorem 1. Depth-optimal QC layout synthesis is NP-complete.
Proof. The original QC depth-optimal layout synthesis problem is not easier than its decision version: input and
constraints remain the same; but output whether the depth of the scheduled circuit can be lower or equal to T . Inspired
by [12], we show that the problem of determining whether a Hamiltonian cycle exists in a graph is reducible to the QC
depth-decision layout synthesis problem. The former is NP-complete, so the latter is also NP-complete.
Suppose the graph for the Hamiltonian cycle problem is GH = (VH , EH), where |VH | = N . We construct a depth-
decision QC layout synthesis problem using GH as the device graph and N as the target depth. The input circuit is N
“levels” of gates. Level l contains a two-qubit gate gl = CX(ql, q(l+1)modN ). All the other logical qubits at level l are
fully occupied by single-qubit gates.
If there exists a Hamiltonian cycle in GH , (p1, p2, ..., pN , p1), then let the initial mapping be µ0 : qi 7→ pi for i = 1 to
N . It is easy to see that, with this mapping, all the gates in the constructed circuit can be executed.
On the other hand, if there exists a scheduled circuit with depth within N , we first claim that the mapping cannot change
during the execution of the circuit. Every gate in a level depends on some gate in the last level. So every gate in level l
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has a dependency chain of length l, which is the earliest cycle it can be scheduled to. This means, if any SWAP gates
are inserted in gate scheduling, certain dependency chain must lengthen and the depth of the scheduled circuit is larger
than N . Therefore, if a solution within N cycles exists, each gate in level l must be scheduled at exactly cycle l and
there can be no SWAP gates inserted. It is also easy to see that the input CX gates cannot constitute any SWAP gates.
Therefore, the mapping from logical to physical qubits remains µ0 throughout all the cycles in the scheduled circuit.
The gates CX(ql, q(l+1)modN ) being all executable means that they are mapped to edges of GH . This means µ0(q1),
µ0(q2),..., µ0(qN ), µ0(q1) is a Hamiltonian cycle in GH .
In conclusion, we established the equivalence between a Hamiltonian cycle in GH and the existence of QC layout
synthesis solution within depth N . Thus, the Hamiltonian cycle problem is reducible to the QC layout synthesis
problem. The latter is NP-complete, since the former is known to be NP-complete.
8 Conclusion and Future Work
In this paper, we formulated the problem of quantum computing layout synthesis and proved its NP-completeness.
We constructed QUEKO benchmarks, each has a known optimal depth for the given device. With QUEKO, we
examined four existing quantum computing layout synthesis tools, greedy router in Cirq, t|ket〉, DenseLayout plus
StochasticSwap in Qiskit, and Zulehner et al. [4] and showed rather surprising results. Despite over ten years of
research and development efforts by both academia and industry, the current QC compilation flow is far from optimal.
In fact, even combining the best performances of all tools evaluated, the optimality gaps range from 1.5x to 45x on
average for circuits of feasible depth on existing devices. These gaps reveal that there is substantial room for research
into QC layout synthesis, potentially equivalent to an order of improvement of the decoherence time, which would
require much higher investment in quantum device technologies to achieve. We plan to use QUEKO benchmarks as a
guide to better layout synthesis tools. On the other hand, our construction method opens up room for future extension.
With more specific control over the amount and structures of dependency chains, we believe it is possible to generate
benchmarks with known optimal that are even more representative of real applications, which sometimes requires
SWAP gates in optimal solutions. In addition, we plan to extend our research to construct examples with known optimal
solutions for fidelity optimization, as multiple studies have shown that fidelity is a very important metric for quantum
circuits in the NISQ era.
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